Design of FPGA interconnect for multilevel metallization
نویسندگان
چکیده
منابع مشابه
Design of FPGA Interconnect for Multilevel Metalization
How does multilevel metalization impact the design of FPGA interconnect? The availability of a growing number of metal layers presents the opportunity to use wiring in the thirddimension to reduce switch requirements. Unfortunately, traditional FPGA wiring schemes are not designed to exploit these additional metal layers. We introduce an alternate topology, based on Leighton’s Mesh-of-Trees, wh...
متن کاملElectrochemical planarization of interconnect metallization
Studies of the electropolishing of copper are reviewed. Recent work intended to demonstrate the electrochemical planarization of the overburden in electroplated copper interconnect metallization is emphasized. Furthermore, two common reaction mechanisms invoked to explain the mass-transfer limitation required to achieve electropolishing are outlined and discussed within the context of anodic le...
متن کاملAtomistic simulations of deep submicron interconnect metallization
Damascene approaches are widely used for creating microelectronic interconnects. Successful implementation of the process is reliant upon the deposition of a refractory metal or metal nitride liner coating. It functions as a diffusion barrier layer to suppress transport of subsequently deposited interconnect metals into the surrounding dielectric. The development of vapor-phase processes for th...
متن کاملMeasuring seam/crack formation in interconnect metallization
Low cost processes, in both GaAs and Silicon, often use non-planar interconnect metals. While very efficient in simplifying processes, seam (more commonly called ‘‘crack’’) formation due to inter-level dielectric topologies can (1) cause significant thinning in the metallization, impacting the reliability and (2) act as process defects that reduces circuit yield. To better understand and monito...
متن کاملCircuit Design , Transistor Sizing and Wire Layout of FPGA Interconnect
This paper examines the electrical design of FPGA interconnect circuitry. We explore the circuit design of pass transistor and tri-state buffer routing switches, determine which transistor sizing, metal width and metal spacing are best for FPGA interconnect, and show that FPGA interconnect should be electrically heterogeneous-some (~20%) of the routing tracks should be designed for maximum spee...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Transactions on Very Large Scale Integration (VLSI) Systems
سال: 2004
ISSN: 1063-8210,1557-9999
DOI: 10.1109/tvlsi.2004.827562